FPGA Engineer

Hi, I'm Joey Zhu.

I build and verify high-speed hardware modules on FPGAs, testing system components ranging from DDR memory to clock generators. My work lives at the intersection of RTL design, simulation, embedded firmware, and full-stack hardware/software debugging. Backed by a Computer Science foundation, I am well armed to tackle complex hardware-software co-design challenges.

GitHub ↗LinkedIn ↗Resume ↗
Joey Zhu

Experience

FPGA Firmware Engineer

Testrong Technologies Ltd., Shanghai
2025 - Present

Working on development and verification of high speed components.

  • —Engineered DDR4 validation logic with CRC error detection and FIFO interface around Xilinx Memory Interface Generator (MIG) IP, enabling full-duplex read/write stress testing on custom hardware.
  • —Refactored legacy PS/PL firmware and logic for I2C-based clock generator module, adding per-configuration frequency verification and comprehensive documentation.

Research Intern

Fudan University, Shanghai
Summer 2024

Assisted a PhD student researching machine learning, focused on programmatic synthesis.

  • —Analyzied in-depth a paper and code base on programmatic immitation learning, and written comprehensive summary
  • —Configured local development environments to replicate and verified researchers' experiment.